Espressif Systems /ESP32-P4 /H264_DMA /IN_INT_ENA_CH0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_INT_ENA_CH0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_DONE_CH0_INT_ENA)IN_DONE_CH0_INT_ENA 0 (IN_SUC_EOF_CH0_INT_ENA)IN_SUC_EOF_CH0_INT_ENA 0 (IN_ERR_EOF_CH0_INT_ENA)IN_ERR_EOF_CH0_INT_ENA 0 (IN_DSCR_ERR_CH0_INT_ENA)IN_DSCR_ERR_CH0_INT_ENA 0 (INFIFO_OVF_L1_CH0_INT_ENA)INFIFO_OVF_L1_CH0_INT_ENA 0 (INFIFO_UDF_L1_CH0_INT_ENA)INFIFO_UDF_L1_CH0_INT_ENA 0 (INFIFO_OVF_L2_CH0_INT_ENA)INFIFO_OVF_L2_CH0_INT_ENA 0 (INFIFO_UDF_L2_CH0_INT_ENA)INFIFO_UDF_L2_CH0_INT_ENA 0 (IN_DSCR_EMPTY_CH0_INT_ENA)IN_DSCR_EMPTY_CH0_INT_ENA 0 (IN_DSCR_TASK_OVF_CH0_INT_ENA)IN_DSCR_TASK_OVF_CH0_INT_ENA

Description

RX CH0 interrupt ena register

Fields

IN_DONE_CH0_INT_ENA

The interrupt enable bit for the IN_DONE_CH_INT interrupt.

IN_SUC_EOF_CH0_INT_ENA

The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.

IN_ERR_EOF_CH0_INT_ENA

The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.

IN_DSCR_ERR_CH0_INT_ENA

The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.

INFIFO_OVF_L1_CH0_INT_ENA

The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.

INFIFO_UDF_L1_CH0_INT_ENA

The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.

INFIFO_OVF_L2_CH0_INT_ENA

The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.

INFIFO_UDF_L2_CH0_INT_ENA

The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.

IN_DSCR_EMPTY_CH0_INT_ENA

The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.

IN_DSCR_TASK_OVF_CH0_INT_ENA

The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.

Links

() ()